Abstract Parallelism can be used to increase the bandwidths of ADC converters based on sigma-delta modulators. Each modulator converts a part of the input signal band and is followed by a digital filter. Unfortunately, solutions using bandpass sigma-delta modulators are very sensitive to the position of the modulators' central frequencies. This paper shows the feasibility of a frequency-band-decomposition (FBD) ADC using continuous time bandpass sigma-delta modulators, even in the case of large analog mismatches. The major benefit of such a solution, called extended-frequency-band-decomposition (EFBD) is its low sensitivity to analog parameters. For example, a relative error in the central frequencies of 4% can be accepted without significant degradation in the performance (other published FBD ADCs require a precision of the central frequencies better than 0.1%). This paper will focus on the performance which can be reached with this system, and the architecture of the digital part. The quantization of coefficients and operators will be addressed. It will be shown that a 14 bit resolution can be theoretically reached using 10 sixth-order bandpass modulators at a sampling frequency of 800 MHz which results in a bandwidth of 80 MHz centered around 200 MHz (the resolution depends on the effective quality factor of the filters of the analog modulators).
Introduction
The current trend in telecommunication is high data rates, versatility and interoperability between digital mobile systems. Direct digitization of the input signal can simplify channel filtering, demodulation, or even channel detection but the bandwidth of the analog-to-digital converter must be enlarged.
Sigma-delta converters [1] are very good candidates to achieve high resolution conversion but the resolution decreases dramatically when the bandwidth increases.
Parallelism being a solution to increase the bandwidths without degrading the performance, solutions such as Time Interleaved sigma-delta (TIRD)) [2] , Parallel sigma-delta (PRD) [3] and frequency-band-decomposition (FBD) [4] , [5] have been proposed to widen the band of operation of the converters. The three solutions are compared in [6] .
The TIRD solutions (TI and random TI) have the lowest hardware complexity, but they have two main drawbacks: first, the whole frequency band between 0 and F s /2 is converted, F s being the sampling frequency, whereas the useful signal band may be lower. Moreover, the TI solutions are very sensitive to both offset and gain mismatches which leads to distortion and unwanted tones.
The FBD is the most natural way to widen the bandwidth of sigma-delta converters by using N parallel bandpass modulators, where each modulator processes a part of the input signal band. Thus the 1/f noise does not interfere and the front end of the converter is simplified. Furthermore, analog mismatches may result in distortion of the signal transfer function (STF) but do not have nonlinear effects.
The main issue of the solution proposed by Aziz in [4, 5] is its high sensitivity to the central frequencies of the bandpass modulators. Continuous-time (CT) modulators are the only way to process signals at very high frequencies but are not compatible with the precision required for the central frequencies of the modulators. Calibration of the analog part can be performed in the case of discrete-time modulators [7] , but it is more complex in the case of continuous-time modulators, as it can induce non-linearities in their filters.
Finding a proper solution for these two problems is the main goal of this paper. In order to deal with analog mismatches (caused by variations in the manufacturing processes), two extra modulators, just outside the relevant signal band, are first used (Fig. 1) . As a result, even if the central frequencies of the modulators are translated because of technology mismatches, the useful band may remain within the work band of the bank of modulators. A rough calibration of the analog part can be performed if technology process mismatches are too large.
Secondly, the digital processing is adapted to the fine characteristics of the analog modulators. This leads to a minimum quantization noise and allows for the reconstruction of the input signal by a transfer function as close as possible to a simple delay (minimum in-band ripple and linear phase). We call this solution extended frequencyband-decomposition (EFBD).
As in many conversion systems, a calibration of the digital part of the EFBD becomes unavoidable. The calibration proposed in [8] for FBD can only deal with offset and gain, which is not sufficient for EFBD solutions. The tuning of the digital part of EFBD will be one of the topics of this paper.
In Sect. 2, the performance of an FBD is predicted and a digital processing for the reconstruction of the input signal is proposed. The digital resources required for real-time conversion are also evaluated. Section 3 deals with the tuning of the digital processing in a non-ideal case.
Simulation results of an EFBD using 8 ? 2 sixth order modulators will validate the feasibility of the EFBD principle in Sect. 4. Finally, the last section concludes with the perspectives of EFBD.
FBD design

FBD architecture
Parallel sigma-delta modulators [4, 5] are good candidates to convert signals with bandwidths higher than the limits of the technology since the input signal is processed simultaneously by multiple analog modulators as described in Fig. 2 (part A) . Each modulator processes a part of the input signal band. The outputs of all channels are combined using a digital system (part B) to reconstruct the input signal. The oversampling ratio (OSR) of each modulator is equal to N times the OSR of the system, defined as OSR sys ¼ F s =2B, F s being the sampling frequency, B the bandwidth of the useful signal, and N the number of modulators. The order (Ord) of the modulator is defined as the order of its filter, i.e. in the bandpass case, twice the number of resonators (Ord = 2m).
Continuous-time modulators [9] (Fig. 2 , part A) are used to overcome issues such as frequency limitation of the switched-capacitor circuits [10] .
It is practically impossible to design continuous-time resonators with high quality factors (Q factors). The Q factors are limited by the serial resistor of the inductance [11] when the resonators are designed using passive LC tanks. They are limited by the output impedance of the amplifiers and by the parasitic elements when the resonators are designed with active elements such as Gm-C structures [12] . Active compensation can increase slightly the Q factor [13, 14] but may lead to instability. As a consequence, the Q factors of the resonators limit the performance of bandpass CT modulators. The Q factors will be taken into account in the calculation of the FBD performance.
Expected performance
In this first approach, all modulators are supposed to be ideal with the exception of the finite Q factor of the filters. From now on, 6th order modulators with 3 resonators will be considered. They represent a good compromise between performance and stability and allow for innovative topologies [15, 16] . The input signal of the FBD is supposed to be band-limited between F 1 and F 2 . The reduced frequencies (in lower case) are
If Q factors are infinite, the best solution is reached when the modulators are uniformly spaced within the band [17] . Each modulator k should ideally process the subband k:
, f C k being the center of subband k and Df k its half width, with:
These results still represent a good approximation, even for non-infinite Q factors. The expected resolution can be estimated by calculating the output quantization noise power in each modulator. The total noise power at the output is the sum of all modulator noise power contributions: P NTF t ¼ P N k¼1 P NTF k (quantization noise of all modulators are supposed uncorrelated).
If the digital reconstruction system is supposed ideal, the quantization noise of each modulator is the contribution of the total noise in its subband.
NTF k is the noise transfer function of the kth modulator, C k (f) is the power spectral density of the quantization noise, and can be assumed constant under some hypotheses [18] ,
where N bit is the number of bits of the ADC within the sigma-delta modulator. This model is most of the time relevant when multibit ADC and DAC are used. In the rest of this paper, three bit (eight level) ADC and DAC will be considered. This number of bits is large enough to justify the necessary ''white noise additive assumption''. Nonlinearity issues may be solved by dynamic element matching algorithms [19] . Using the methodology based on the MSCL topology [20] , the noise transfer function NTF k (z) of the (2m)th order modulator that is in the (k)th channel can be written as the product of m 2nd order noise transfer functions:
By making a Taylor series expansion, each term in this equation can be approximated, for each modulator by (5) [17] .
Coefficients c k l in (5) are linked to the gain of the resonators. The higher the c k l , the better the precision but the lower the gain margin of the loop.
The NTF of a bandpass sigma-delta modulator depends on the central frequencies f k l of its filters. Such frequencies should be chosen to minimize the in-band quantization noise (2) . As (2) can be assimilated to a constant C, the noise power is proportional to the value defined below (6) , that should be minimized.
P NTF k will be minimum when the partial derivatives are null. For a 6th order modulator:
The optimum resonance frequencies of the kth modulator can be obtained by solving Eq. 7. Assuming that all the Q factors and coefficients c k l are equal, that Df k is small, (7) has two sets of solutions expressed as (8):
, the global minimum is found with the second solution, which is an improvement of the already published value ðk k ¼ ffiffi 3 5 q Þ in [21] , and P NTF k becomes:
The equivalent resolution can be obtained from (9) by using (2), (3) and the classical 6 dB/bit rule: Figure 3 gives the value of P NTF k as a function of Df k for different values of Q. It can be noticed that for large Df k , Q factors have a weaker influence on the performances. The resolution of a single modulator can be estimated from (9) and (10) . As the quantization noises of the modulators are not correlated, the global noise power is the sum of the noise power of each modulator. This leads to a loss of 1 bit for 4 modulators (noise power multiplied by 4) and 1.5 bits for eight modulators (noise power multiplied by 8). Finally, Fig. 4 gives the expected resolution of a FBD as a function of the number of modulators for different values of Q.
Digital reconstruction
The goals of the digital part of the FBD are:
• reconstruct the output signal with both, a minimum in-band ripple, and a minimum phase distortion, • minimize the global quantization noise.
It was shown in [22] that a digital demodulation followed by a lowpass filter and modulation (Fig. 5) has a better performance than a direct processing using bandpass filters with the same number of filter coefficients. In this solution, the output of each channel is digitally demodulated by being multiplied by the complex sequence m k ½n ¼ e 2jpf k C n . The resulting signal is a complex baseband signal. We see that, if the central frequency can be expressed as a rational number, i.e. f k C ¼ p=q with p and q integer numbers, the sequence is periodic with period q. This will be useful in practical implementation, since this sequence can be pre-calculated and stored in a ROM.
Because of the previous oversampling by the modulators, the output must be decimated. The decimation can be achieved using classical comb filters [23] . Each signal is then processed by a lowpass filter before being remodulated (multiplication by the sequence m The choice of the window used for the low-pass filter influences the performance of the reconstruction and, particularly, the residual noise outside the band. Time domain simulations have shown that the Hann window gives the best results [22] . Table 1 gives the precision loss as a function of the number of coefficients of the lowpass filter, obtained by simulations.
It is worth mentioning that increasing the number of coefficients higher than 96 does not improve the resolution. Figure 6 represents the frequency response (after modulation) of the eight lowpass filters (64 tap filters), and their sum. This sum shows a very low ripple (10 À3 ) within the frequency band, attenuations on the edges are as high as 6 dB. Note that the initial band ([0.2F s , 0.3F s ]) has become [0; F 0 s =2 ] due to the decimation by a factor 5.
STF flattening and phase alignment
The STF of a continuous-time RD modulator is not a simple time-delay transfer function as in discrete-time modulators. Furthermore, the frequency response of the decimation block that precedes the lowpass filters is not exactly flat and has some phase delay. Consequently an STF correction and a phase alignment between adjacent bands have to be performed, in order to minimize the ripples in the global STF. This correction will be divided into four steps:
• flattening the STF of the analog modulators, • flattening the STF of the decimation filters, • alignment of the phases of the analog modulators, • alignment of the phases of the digital filters.
Flattening the STF of the analog modulators
The STF of each modulator is not flat in the band, but usually presents approximately a parabolic form. The center of the parabola is usually not centered in the bandpass of the modulator [24] . A correction filter must be applied to flatten the STF.
This correction filter must be applied to the decimated signal because of its lower rate. Assuming a 2nd order polynomial approximation of the modulator's STF in the relevant band, the flattening factor in the Z domain can be expressed as:
where e is the curvature of the parabola, u the difference between the center of the subband and the frequency for which the STF is maximum, and g the inverse of the maximum of the STF magnitude.
Flattening the amplitude of decimation filters
The comb filters used for the decimation [23] can be expressed as:
with r C Ord/2 ? 1, N d : decimation factor. The frequency response of this filters is given by:
In order to correct the transfer function of this filter, a 3-coefficient correction filter (after the decimation) is added (14) .
The calculation of e is made by identifying the second order term of the Taylor series expansions of (13) and C 2 ðe 2jpf Þ :
Alignment of the phases of the analog modulators
The sigma-delta converters have an almost linear phase around their central frequency ( Fig. 7(a) ). However, their phases are not continuous in the transition zone between adjacent subbands. This phase discrepancy can be compensated by multiplying the signal in each channel with a constant factor in order to obtain a continuous phase in the full band ( Fig. 7(b) ). The value of this correction can be calculated as follows:
/ A k and / B k are the phases of the signal transfer function of modulator k at frequencies f A k and f B k . The corrective coefficient for the kth modulator (k C 2) must then be ( Fig. 7) :
Alignment of the phases of the digital filters
All the filters used in the baseband, e.g. the decimation filter, corrective filters, and lowpass filter have a linear phase. Due to demodulation and remodulation, the signals in the transition zone between two adjacent channels are not in phase. A 2L ? 1 coefficients FIR filter introduces a phase lag s
A , the phase alignment required between modulator k and modulator k ? 1 is s kþ1 2 À s k 1 . Thus the output of each channel k, when the filter is applied after the decimation, must be multiplied by the complex number:
This phase alignment has to be performed once for each modulator (decimation filter, lowpass filter, decimation correction, STF correction) since the global correction factor is the product of the four elementary corrections.
Implementation of the digital processing, computing resources
Practically, the amplitude correction of the decimation filter should be included in the low pass filter following the decimation filter (Fig. 5 ), as its coefficients are known and constant. The coefficients of the resulting filter are stored in a ROM. The modulator's STF correction filter has to be implemented separately since its coefficients depend on the characteristics of the analog modulators. All the phase alignment coefficients are multiplied and lead to a single factor included as a phase shift in the modulation sequence. The demodulation and modulation sequences can be precalculated assuming that the central frequencies of each subband and U k /2p can be expressed as rational numbers. These sequences may be stored in a ROM. The whole processing for one modulator is summarized in Fig. 8 .
In order to be implemented in an ASIC, all coefficients of the digital filter should be quantized and represented using fixed-point arithmetic. It has been shown from simulation results (Fig. 9) [17] that an 11 bit FIR coefficients word length is a good compromise to reach the expected resolution The STF correction, modulation, and demodulation use less than 30% of the whole logic resources. Most of these resources are used by the comb and the FIR filters. It turns out that the digital processing power is approximately proportional to the converted bandwidth. This solution uses almost the same resources (in term of operations per second) as a solution using a single RD modulator running 8 times faster. The whole estimated area of the digital part for ten modulators would be 6 approximately mm 2 . The maximum clock frequency for each function in the used technology is 800 MHz. Higher sampling frequency such as 2 GHz will probably be reached using advanced 65 or 45 nm technologies.
Tuning the EFBD digital processing to non-ideal modulators
In Sect. 2, the analog modulators were supposed ''ideal'' where all the central frequencies of the resonators (f
were equal to their theoretical values. In this section, the digital processing deals with non-ideal values.
The main idea, as shown in Fig. 1 , is to use two extra modulators, numbered '0' and 'N ? 1', one on each side of the relevant band. With this configuration the signal band remains within the work band of the converter, even if there is a reasonable mismatch on central frequencies.
For instance, in the present case, by adding two extra modulators, (N = 8 modulators and a band of interest between F 1 = 0.2F s and F 2 = 0.3F s ), an identical relative error on the central frequencies between -4% and ?6.66% is allowed.
Digital filtering tuning
In this section, it is supposed that the central frequencies of the resonators are not at their typical values but are known. The band of each modulator, i.e. the boundaries between adjacent modulators, must be determined. The rule is to use for each frequency band the modulator that presents the lowest quantization noise density.
The frequency of the boundary between modulators k and k ? 1 (f kþ1 r ) is obtained by solving the Eq. 18.
The lower boundary of the first modulator (f 0 r ) is always f 1 , the higher boundary of the last modulator (f . When a modulator is not used, its boundaries are equal. The half bandwidth of the channel k is now defined as:
and its central frequency: The last parameter to workout is the accuracy with which the digital part must fit the parameters of the analog modulators. A mismatch between the frequencies of the modulators and the frequencies used by the digital part has been introduced. Figure 11 gives the precision function of this error (normalized to a subband width). An error of 4% on the width of the subband (0.05% of the sampling frequency) causes a resolution loss less than 0.1 bit. Thus, the boundary frequency values (f k r ) can be quantized with a step q s ¼ 10 À3 F s . It results that even the analog part is nonideal, the central frequency and the bandwidth of each subband is quantized and can be expressed as a rational number. The modulation and demodulation sequences remain finite and can still be stored in a ROM.
Computing resources
The computing resources required by an EFBD are almost the same as an FBD except that the number of effectively running modulators is usually increased by 1 (12.5% increase with 8 modulators). The FIR coefficients can be pre-calculated and stored in a ROM or downloaded from outside the digital processing chip. The number of possible widths is not very large. In the example used all along this paper, the width of each subband is nominally 0.0125 F s . Even with large mismatches, one real subband will not be wider than twice the nominal value (0.025). The precision required for the digital part is 0.001 (Subsect. 3.1). Thus the FIR coefficients have to be calculated for 25 possible widths, resulting in a memory of 0.8 K words, which is quite small in today's technologies.
Simulation results
Simulation of an ideal EFBD
To illustrate the points raised above, an architecture with eight sixth-order modulators simulated with a wide band input signal is given as an example. The quality factors of the modulators have been chosen equal to 50. The input signal is a cardinal sine, has a limited band of 80 MHz centered around 200 MHz and is sampled at F s = 800 MHz. The theoretical resolution obtained with a 64-tap Hann FIR filter is around 13.3 bits. Figure 12 represents the power spectral densities of the input signal, the output signal, and the output noise. There is a slight difference on the edges of the power spectral densities between the input signal and the output signal. This is related to the fact that the sum of the responses of the lowpass filters is attenuated on their edges (Fig. 6) . 
Effect of non-idealities
This section focuses on the impact of the non-idealities on the expected performance. In a first part, the case of a shift of the central frequencies of all filters by the same constant value is pointed out. Figure 13 shows the impact of this shift on the performance of the converter (a value of 1 is the width of one subband) without and with calibration. It may be seen that, as expected, a shift lower than one subband does not affect the performance of the EFBD whereas the same shift without calibration would cause a loss higher than 4 bits.
Unfortunately, the real case is far from ideal. The main reason for the central frequencies value errors is technology mismatch. It can be modelled by a roughly constant factor in all central frequencies. Figure 14 shows the impact of this multiplication on the performance of the converter (the value of the X-axis is the real multiplicative factor). Each resonator central frequency for each modulator has been multiplied by the same coefficient (X-axis). When the system is calibrated, this shift has a small impact (it can even improve the performance if this factor is lower than one). By limiting the error to 5%, the precision loss is lower than 0.1 bit whereas the same shift without calibration would cause a loss of more than 5 bits.
The second error is due, in the case of integrated circuits, to local mismatches and to the quantization of the sizes of transistors and passive elements. These sizes must (Fig. 15 ) may reduce the performance of 0.5 bit with a standard deviation less than 0.3 bit, which is quite acceptable.
Conclusion
This paper shows that the proposed architecture permits the conversion of wideband signals, considering the obtained performance, namely a bandwidth of the tenth of the sampling frequency with a precision of 13.3 bits, using CT modulators with realistic Q factors equal to 50. The computing power and chip area (6 mm 2 ) with an up-to-date technology (0.12 lm) are reasonable values. Sensitivity to analog mismatch can be reduced to a value compatible with an implementation with classical technology. Indeed, we show that an error of 4% in the characteristics of the central frequencies of the modulators can be allowed without performance degradation as long as the digital part is correctly matched to the analog modulators. Fitting the digital part to the analog modulators consists in changing coefficients used for modulation, demodulation and FIR filtering, and does not require extra computing resources (except for the calibration phase). The present assumption of prior matching between analog and digital parts can be removed by the use of self calibration methods. These methods are not the scope of this paper, but simple algorithms such as relaxation algorithms have been tested, resulting in a realistic calibration scheme. Fig. 15 Histogram of resolution for 5%, 10% and 20% standard deviation
